ABSTRACT Amorphous IGZO thin-film transistors (TFTs) in an etch stop layer (ESL) structure was processed on 2500 mm × 2200 mm size substrate. The fabricated devices exhibit enhancement mode characteristics, and excellent uniformity over large area. The presented good operational stabilities under both positive gate bias temperature stress (PBTS) and negative gate bias temperature stress (NBTS) tests can well meet the requirements for pixel switching. However, considering even threshold voltage shift under long term positive bias stress might affect proper operation of the gate driver on array (GOA), a design with a pulse gating scheme is proposed, consisting of 13 TFTs and 1 capacitor, to avoid long term continuous bias stressing of the TFT. With the proposed GOA design, a 32-inch QUHD (7680×4320) highresolution liquid crystal display (LCD) panel with a 7 mm wide bezel is achieved. The reliability of the GOA circuit is well proved through standard aging tests.
I. INTRODUCTION
The amorphous indium gallium zinc oxide (a-IGZO) TFT has been regarded as a promising backplane technology for developing large size high resolution displays, including liquid crystal displays (LCDs) and organic light emitting diode (OLED) displays [1] , [2] . Compared to amorphous silicon TFTs, the a-IGZO TFT owns much improved mobility and operational stability, while maintaining similar processing complexity and device uniformity suitable for large area and low-cost manufacturing [3] , [4] . Such amorphous metal oxide semiconductor TFTs may also exhibit attractive features of ultra-low off-state leakage and steep subthreshold swing for developing low power displays with lower frame rate and reduced scanning voltage [5] , [6] .
To achieve high resolution displays with narrow bezel, the gate driver circuits need to be integrated on the panel with the pixel array based on the TFT technology, so called gate driver on array (GOA) [7] . With the a-IGZO TFT, the GOA circuits become much easier to be implemented compared to that with a-Si TFTs. However, the non-ideal characteristics of a-IGZO TFTs still bring design challenges. Firstly, the depletion mode characteristics of a-IGZO TFTs with large leakage current at zero gate to source bias (V GS ) cause large power consumption and even malfunction with the conventional GOA circuit design. Many designs have thus been proposed to address this issue [8] - [10] . Secondly, the operation of GOA circuits needs more stable and uniform TFTs compared to that of pixel switches, especially for large size TV applications [11] . Small threshold voltage variation of a-IGZO TFTs induced by processes or long-term operation might result in deterioration of the circuits [12] , [13] . To address these issues, many circuit designs have been proposed in the past, which, however, increase the circuit complexity and thus the layout area [14] - [17] . Moreover, very few of these designs were realized with large area manufacturing processes, and their functionalities were not verified through standard reliability tests. In this work, the etch stop layer (ESL) structure was adopted for processing a-IGZO TFTs because of its robustness to variations of process conditions and capability of achieving higher device performance than the back-channel etch (BCE) structure. The fabricated devices exhibit enhancement mode characteristics, and excellent uniformity over a 2500 mm×2200 mm size Gen 8 large area substrate. The presented good operational stabilities under both positive gate bias temperatures stress (PBTS) and negative gate bias temperature stress (NBTS) can well meet the requirements for pixel switching. However, considering even slight V th shift under long term bias stress might still affect proper operation of the GOA circuits, a GOA design with a pulse gating scheme is proposed, consisting of 13 TFTs and 1 capacitor, to avoid long term continuous bias stress of the TFT. With the proposed GOA design, a 32-inch QUHD (7680×4320) high resolution liquid crystal display (LCD) panel with a 7 mm wide bezel is achieved. The reliability of the GOA circuit is well proved through standard aging tests. Fig. 1(a) shows the cross-sectional structure of the fabricated a-IGZO TFTs in an inverted stagger structure with an ESL to protect the channel in the processes. The source, drain and gate electrodes are formed with copper. A light shielding structure is adopted to reduce the effects of light illumination. The measured transfer characteristics (I D -VGS) of 34 devices over a 2500 mm×2200 mm size substrate as given in Fig. 1(b) , showing excellent uniformity. The channel width and length are 25 µm and 8 µm, respectively. The average mobility is 9 cm 2 /V·s. Fig. 2(a) and (b) present the measured ID-VGS at VDS=10.1 V under positive bias temperature stress (PBTS) and negative bias temperature stress (NBTS) at 60 • C for 3600s. The PBTS was carried out at V GS = 30 V and V DS = 0, and the NBTS was with V GS = −30 V and V DS = 0. The extracted Vth shifts over the stress time under PBTS and NBTS are given in Fig. 2(c) . It can be seen that, after 1 hour continuous stress, there was a V th shift of about 1.5 V with PBTS and about 0.4 V with NBTS. The stability of devices is good enough for pixel switches. However, the operation of GOA circuits is more sensitive to the V th variation.
II. DEVICE STRUCTURE AND PERFORMANCE

III. GOA CIRCUIT DESIGN
In a basic GOA circuit design, as illustrated in Fig. 3(a) , the pull-up TFT M2 needs to be of a relatively large channel width-to-length ratio to provide enough current driving capability for charging the gate line (G(n)), resulting in large gate to drain parasitic capacitor of M2 (C GD ). During the OFF state of M2, transition of the clock signal (CLK) will cause a voltage coupling to the gate of M2 (netA(n)) with clock feedthrough via C GD of TFT1. If the induced voltage change is larger than V th of M2, abnormal outputs to the gate line will occur. By using a larger boot-trap capacitor (C b ), clock feedthrough can be reduced, but the charging/discharge speed will be affected. An effective approach is to add a circuit unit to stabilize the voltage at netA(n), as shown in Fig. 3(b) . The circuit consists of an inverter and a pull-down TFT M5. Once netA (n) is high, netB (n) will go low, thus turning M5 off to maintain the voltage level at netA(n). NetA (n) and G (n) are discharged to VSS, when netA (n) is low and netB (n) is high. However, because during most time of each frame, netA(n) is low and netB(n) is high, the holding TFT M5 will be under nearly continuous positive bias stress (DC gating) over long operation time. As a result, a certain positive shift will occur. With a too positive V th , M5 will not be able to sufficiently discharge netA(n), causing noise at G(n) and risk of failure for the circuits.
To address this issue, a pulse gating method is used as shown in Fig. 3(c) . An additional TFT M8 is added in the circuit, and controlled by the clock signal XCLK, which is complementary to CLK. Since M6 and M8 are alternately turned on under control of CLK and XCLK, respectively, the voltage level at netB(n) becomes periodically high, effectively reducing the bias stress time at M5. Fig. 4 compares the measured V th shifts under the two different methods with that obtained under PBTS. It can be seen with M8 and its control clock XCLK, the pulse gating method can help to effectively decrease V th shift of M5 over long time operation. Values of the design parameters of the TFTs (M1-M13) and the capacitor (C1) in the circuit (Fig. 5c) ( for TFTs, the given value is channel width/channel length in µm).
FIGURE 6.
Photo image of the overall GOA including the bus line and ESD protection parts.
IV. IMPLEMENTATION OF THE GOA
Based on this design, an 8 CLK GOA architecture, as depicted in Fig. 5 (a) , is implemented in a 32 inch QUHD LCD panel. The operation timing of all the input control signals is given in Fig. 5(b) . The pulse width of the gate output waveform is designed to be 15.2 µs. More clock signals can help to reduce the parasitic capacitance on each CLK line, and thus decrease RC delay. For the 32 inch QUHD display, the row selection time is quite short, and thus such an 8 CLK design is needed. For lower resolution displays, design with less CLK signals can be used. The multi-clock design is also able to reduce the power consumption. The unit circuit, as shown in Fig. 5(c) , adopts the pulse gating method, consisting 13 TFTs and 1 capacitor. In the circuit, additional TFTs M9/M10/M11/M12/M13 are added to clear the critical node charges before the circuit starts to operate. The design parameters of the TFTs and the capacitor are listed in Table 1 . The photo image of the overall GOA including the bus line and ESD protection parts is given in Fig. 6 with the total width less than 4 mm.
With this GOA, a 32 inch QUHD (7680 RGB × 4320) high resolution LCD panel with a 7 mm wide bezel was achieved. The measured power consumption of the GOA is about 360.3 mW. To verify the reliability of the GOA, the whole panel was placed under standard aging tests, including storage at high temperature (70 • C) and low temperature (−20 • C) for 240 hours, operation at high temperature (60 • C) and low temperature (−20 • C) for 240 hours, storage and operation at high temperature (60 • C) and high humidity (RH of 90%) for 24 hours, being turned ON/OFF for 30000 cycles, and ESD test at 15 kV. After all the aging tests, the display can work normally without any defects as shown in Fig. 7 . The measured output voltage waveform of the 4320 th gate line (G4320) is given in Fig. 8, indicating proper operation of the GOA. The results can well prove that designed GOA has good enough reliability for large area high resolution LCDs. 
V. CONCLUSION
In summary, GOA was designed and implemented based on the a-IGZO TFT processed on Gen 8 substrate. The TFT devices exhibited excellent uniformity over large area. To improve the robustness of the GOA to long term operation, a pulse gating scheme is adopted to avoid the TFTs to be operated with long term bias stress. The GOA was integrated to achieve a 32 inch QUHD (7680 RGB × 4320) high resolution LCD panel with a narrow bezel. Good reliability was well proved through standard aging tests.
